

400Gb/s QSFP-DD ER4 1310nm 40km Optical Transceiver

Features

- QSFP-DD MSA compliant
- 4 LWDM lanes MUX/DEMUX design
- Up to 40km transmission on single mode fiber (SMF) with built-in PFEC
- Operating case temperature: 0 to 70°C
- 8x53.125Gb/s electrical interface (400GAUI-8)
- Data Rate 106.25Gbps (PAM4) per channel.
- Maximum power consumption 12W
- Duplex LC connector
- RoHS compliant

Applications

- Data Center Interconnect
- 400G Ethernet
- Enterprise networking



General Description

This product is a 400Gb/s Quad Small Form Factor Pluggable-double density (QSFP-DD) optical module designed for optical communication applications. The module converts 8 channels of 50Gb/s (PAM4) electrical input data to 4 channels of LAN-WDM optical signals, and multiplexes them into a single channel for 400Gb/s optical transmission. Reversely, on the receiver side, the module optically de-multiplexes a 400Gb/s optical input into 4 channels of WDM optical signals, and converts them to 8 channels of 50Gb/s (PAM4) electrical output data.

The central wavelengths of the 4 LAN WDM channels are 1295.56, 1300.05, 1304.58 and 1309.14 nm as members of the LAN WDM wavelength grid defined in IEEE802.3ba. It contains a duplex LC connector for the optical interface and a 76-pin connector for the electrical interface. To minimize the optical dispersion in the long-haul system, single-mode fiber (SMF) has to be applied in this module. It can support up to 30km with 400G KP4 FEC and 40km with built-in PFEC.

The product is designed with form factor, optical/electrical connection and digital diagnostic interface according to the QSFP-DD Multi-Source Agreement (MSA). It has been designed to meet the harshest external operating conditions including temperature, humidity and EMI interference.

Functional Description

The module incorporates 4 independent channels on LWDM4 1295.56, 1300.05, 1304.58 and 1309.14nm center wavelength, operating at 100G per channel. The transmitter path incorporates a quad channel EML driver integrated in the DSP and EML lasers together with an optical multiplexer. On the receiver path, an optical de-multiplexer is coupled to a 4 channel APD array. A DSP basis gearbox is used to convert 8 channels of 25GBaud PAM4 signals into 4 channels of 50GBaud PAM4 signals and also an 8-channel re-timer and FEC block are integrated in this DSP. The electrical interface is compliant with IEEE 802.3bs and QSFP-DD MSA in the transmitting and receiving directions, and the optical interface is compliant to IEEE 802.3bs with duplex LC connector.

A single +3.3V power supply is required to power up this product. All the power supply pins are internally connected and should be applied concurrently. As per MSA specifications the module offers seven low speed hardware control pins (including the 2-wire serial interface): ModSelL, SCL, SDA, ResetL, InitMode, ModPrsL and IntL.

Module Select (ModSelL) is an input pin. When held low by the host, this product responds to 2-wire serial communication commands. The ModSelL allows the use of this product on a single 2-wire interface bus-individual ModSelL lines must be used.

Serial Clock (SCL) and Serial Data (SDA) are required for the 2-wire serial bus communication interface and enable the host to access the memory map.

The ResetL pin enables a complete reset, returning the settings to their default state, when a low level on the ResetL pin is held for longer than the minimum pulse length. During the execution of a reset the host shall disregard all status bits until it indicates a completion of the reset interrupt. The product indicates this by posting an IntL (Interrupt) signal with the Data_Not_Ready bit negated in the memory map. Note that on power up (including hot insertion) the module should post this completion of reset interrupt without requiring a reset.

Initialize Mode (InitMode) is an input signal. It is pulled up to Vcc in the QSFP-DD module. The InitMode signal allows the host to define whether the QSFP-DD module will initialize under host software control (InitMode asserted High) or module hardware control (InitMode deasserted Low). Under host software control, the module shall remain in Low Power Mode until software enables the



transition to High Power Mode, as defined in the QSFP-DD Management Interface Specification. Under hardware control (InitMode de-asserted Low), the module may immediately transition to High Power Mode after the management interface is initialized. The host shall not change the state of this signal while the module is present. In legacy QSFP applications, this signal is named LPMode. See SFF-8679 for LPMode signal description.

Module Present (ModPrsL) is a signal local to the host board which, in the absence of a product, is normally pulled up to the host Vcc. When the product is inserted into the connector, it completes the path to ground through a resistor on the host board and asserts the signal. ModPrsL then indicates its present by setting ModPrsL to a "Low" state.

Interrupt (IntL) is an output pin. "Low" indicates a possible operational fault or a status critical to the host system. The host identifies the source of the interrupt using the 2-wire serial interface. The IntL pin is an open collector output and must be pulled to the Host Vcc voltage on the Host board.

Absolute Maximum Ratings

Table1-Absolute Maximum Ratings								
Parameter	Symbols	Min.	Max.	Unit	Notes			
Storage Temperature	TS	-40	+85	degC				
Operating Case Temperature	TOP	0	70	degC				
Power Supply Voltage	VCC	-0.5	3.6	V				
Relative Humidity (non-condensation)	RH	0	85	%				
Damage Threshold, each Lane	THd	-5.0		dBm				

Recommended Operating Conditions

Table2-Recommended Operating Conditions							
Parameter	Symbols	Min.	Typical	Max.	Unit	Notes	
Operating Case Temperature	Тор	0		+70	degC		
Power Supply Voltage	VCC	3.135	3.3	3.465	V		
Data Rate, each Lane			26.5625		GBd	PAM4	
Data Rate Accuracy		-100		100	ppm		
Pre-FEC Bit Error Ratio				2.4x10 ⁻⁴			
Post-FEC Bit Error Ratio				1x10 ⁻¹³		1	
Link Distance	D	0.002		30	km	2	
Link Distance	D	0.002		40	km	3	

Notes:

- [1] FEC provided by host system.
- [2] FEC required on host system to support maximum transmission distance.
- [3] Built-in PFEC is required to support up to 40km.



Electrical Characteristic

Parameter	Symbol	Min.	Typical	Max.	Unit	Note
Supply current	lcc			3.64	А	
Power Consumption				12	W	
	0	ptical Transmitter Cha	aracteristics			
Signaling Rate, each Lane	TP1	26.5	26.5625 ± 100 ppm			
Differential pk-pk Input Voltage Tolerance	TP1a	900			mVpp	1
Differential Termination Mismatch	TP1			10	%	
Differential Input Return Loss	TP1	IEEE 802.3-2015 Equation (83E-5)			dB	
Differential to Common Mode Input Return Loss	TP1	IEEE 802.3-2015 Equation (83E-6)			dB	
Module Stressed Input Test	TP1a	See IEEE 80		2		
Single-ended Voltage Tolerance Range (Min)	TP1a					
DC Common Mode Input Voltage	TP1	-350		2850	mV	3
		Optical Receiver Char	acteristics			
Signaling Rate, each lane	TP4	26.5	625 ± 100 ppm		GBd	
Differential Peak-to-Peak	TP4			900	mVpp	
Output Voltage						
AC Common Mode Output Voltage, RMS	TP4			17.5	mV	
Differential Termination	TP4			10	%	
Differential Output Return Loss	TP4	IEEE 802.3-2015 Equation (83E-2)				
Transition Time, 20% to 80%	TP4	9.5			ps	
Near-end Eye Symmetry Mask Width (ESMW)	TP4		0.265		UI	
Near-end Eye Height, Differential	TP4	70			mV	
Far-end Eye Symmetry Mask	TP4		0.2		UI	



Width (ESMW)					
Far-end Eye Height,	TP4	30		mV	
Differential	11.4	00		1111	
Far-end Pre-cursor ISI Ratio	TP4	-4.5	2.5	%	
Common Mode Output	TP4	-350	2850	mV	3
Voltage (Vcm)					

Notes:

- [1] With the exception to IEEE 802.3bs 120E.3.1.2 that the pattern is PRBS31Q or scrambled idle.
- [2] Meets BER specified in IEEE 802.3bs 120E.1.1.
- [3] DC common mode voltage generated by the host. Specification includes effects of ground offset voltage.

Optical Characteristics

Parameter	Symbols	Min.	Typical	Max.	Unit	Notes
	L0	1294.53	1295.56	1296.59	nm	
0	L1	1299.02	1300.05	1301.09	nm	
Center Wavelength	L2	1303.54	1303.58	1303.63	nm	
	L3	1308.09	1308.14	1310.19	nm	
		Transn	nitter			
Data Rate, each Lane			53.125±100p _l	GBd		
Modulation Format			PAM4			
Side-mode Suppression Ratio	SMSR	30			dB	
Average Launch Power, each Lane	P _{AVG}	0.4		6.5	dBm	1
Total Average Launch Power	PT			14.7	dBm	
Outer Optical Modulation						
Amplitude (OMA _{outer}), each Lane	Рома	3.4		9	dBm	2
Launch Power in OMA _{outer}		2			dB	
Transmitter and Dispersion Eye	TDECQ			3.9	dB	
Extinction Ratio	ER	6			dB	
Difference in Launch Power						
between any Two Lanes				4	dB	
(OMA _{outer})						
RIN17.10MA	RIN	-132			dB/Hz	
Optical Return Loss Tolerance	TOL			15.6	dB	



Transmitter Reflectance	RT			-26	dB	
Average Launch Power of OFF Transmitter, each Lane	Poff			-30	dBm	
		Rece	iver			
Data Rate, each Lane			53.125 ± 100 p	ppm	GBd	
Modulation Format			PAM4			
Damage Threshold, each Lane		-2.4			dBm	
Receiver Saturation, each lane	overload	-3.4				
Sensitivity, each lane	Sen1	Max(12.1, SECQ-13.5)			dBm	For 30km
Sensitivity, each lane	Sen2	Max(15.1, SECQ-16.5)			dBm	For 40km
	Conditions	of Stress Receiv	ver Sensitivity Te	est (Note 8)		
Stressed Eye Closure for PAM4			3.4		dB	
(SECQ), Lane under Test			3.4		uВ	
SECQ - 10*log10(Ceq), Lane					dB	
under Test					uБ	
OMA _{outer} of each Aggressor Lane			-8		dBm	

Digital Diagnostic Functions

Table5-Digital Diagnostic Functions							
Parameter	Symbols	Min.	Typical	Max.	Unit	Notes	
Temperature Monitor Absolute	DMI Tomp	-3		3	doaC	Over operating	
Error	DMI_Temp	-3		3	degC	temperature range	
Supply Voltage Monitor	DMI VCC	-0.1		0.1	V	Over full operating	
Absolute Error	DIMI _ACC	-0.1		0.1	V	range	
Channel RX Power Monitor	DMI RX Ch	-2		2	dB	1	
Absolute Error	DMI_KX_CII	-2		Z	uБ	I	
Channel Bias Current	DMI Ibias Ch	-10%		10%	mA		
Monitor	DIVII_IDIAS_CII	-10 /0		10 70	IIIA		
Channel TX Power Monitor	DMI TX Ch	-2		2	dB	1	
Absolute Error	DIVII_TX_CII	-2		Z	uБ	I	

Notes:

[1]Due to measurement accuracy of different single mode fibers, there could be an additional +/-1 dB fluctuation, or a +/- 3 dB total accuracy.



Pin Description




Figure 1 Pin view



Pin Function Definitions

Table6-F	Pin Function Defir	nitions		
Pin	Logic	Symbol	Description	Notes
1		GND	Ground	1B
2	CML-I	Tx2n	Transmitter Inverted Data Input	3B
3	CML-I	Tx2p	Transmitter Non-Inverted Data Input	3B
4		GND	Ground	1B
5	CML-I	Tx4n	Transmitter Inverted Data Input	3B
6	CML-I	Tx4p	Transmitter Non-Inverted Data Input	3B
7		GND	Ground	1B
8	LVTTL-I	ModSelL	Module Select	3B
9	LVTTL-I	ResetL	Module Reset	3B
10		Vcc Rx	+3.3V Power Supply Receiver	2B
11	LVCMOS-I/O	SCL	2-wire serial interface clock	3B
12	LVCMOS-I/O	SDA	2-wire serial interface data	3B
13		GND	Ground	1B
14	CML-0	Rx3p	Receiver Non-Inverted Data Output	3B
15	CML-0	Rx3n	Receiver Inverted Data Output	3B
16	GND	GND	Ground	1B
17	CML-0	Rx1p	Receiver Non-Inverted Data Output	3B
18	CML-0	Rx1n	Receiver Inverted Data Output	3B
19		GND	Ground	1B
20		GND	Ground	1B
21	CML-0	Rx2n	Receiver Inverted Data Output	3B
22	CML-0	Rx2p	Receiver Non-Inverted Data Output	3B
23		GND	Ground	1B
24	CML-0	Rx4n	Receiver Inverted Data Output	3B
25	CML-0	Rx4p	Receiver Non-Inverted Data Output	3B
26		GND	Ground	1B
27	LVTTL-0	ModPrsL	Module Present	3B
28	LVTTL-0	IntL/RxLOSL	Interrupt. Optionally configurable as RxLOSL via the management interface (SFF-8636)	3B
29		VccTx	+3.3V Power supply transmitter	2B
30		Vcc1	+3.3V Power supply	2B
31	LVTTL-I	InitMode	Initialization mode; In legacy QSFP applications, the InitMode pad is called LPMODE	3B
32		GND	Ground	1B
33	CML-I	Tx3p	Transmitter Non-Inverted Data Input	3B
34	CML-I	Tx3n	Transmitter Inverted Data Input	3B
35		GND	Ground	1B
36	CML-I	Tx1p	Transmitter Non-Inverted Data Input	3B



37	CML-I	Tx1n	Transmitter Inverted Data Input	3B
38		GND	Ground	1B
39		GND	Ground	1A
40	CML-I	Tx6n	Transmitter Inverted Data Input	3A
41	CML-I	Тх6р	Transmitter Non-Inverted Data Input	3A
42		GND	Ground	1A
43	CML-I	Tx8n	Transmitter Inverted Data Input	3A
44	CML-I	Tx8p	Transmitter Non-Inverted Data Input	3A
45		GND	Ground	1A
46		Reserved	For future use	3A
47		VS1	Module Vendor Specific 1	3A
48		VccRx1	3.3V Power Supply	2A
49		VS2	Module Vendor Specific 2	3A
50		VS3	Module Vendor Specific 3	3A
51		GND	Ground	1A
52	CML-0	Rx7p	Receiver Non-Inverted Data Output	3A
53	CML-0	Rx7n	Receiver Inverted Data Output	3A
54		GND	Ground	1A
55	CML-0	Rx5p	Receiver Non-Inverted Data Output	3A
56	CML-0	Rx5n	Receiver Inverted Data Output	3A
57		GND	Ground	1A
58		GND	Ground	1A
59	CML-0	Rx6n	Receiver Inverted Data Output	3A
60	CML-0	Rx6p	Receiver Non-Inverted Data Output	3A
61		GND	Ground	1A
62	CML-0	Rx8n	Receiver Inverted Data Output	3A
63	CML-0	Rx8p	Receiver Non-Inverted Data Output	3A
64		GND	Ground	1A
65		NC	No Connect	3A
66		Reserved	For future Use	3A
67		VccTx1	3.3V Power Supply	2A
68		Vcc2	3.3V Power Supply	2A
69		Reserved	For future Use	3A
70		GND	Ground	1A
71	CML-I	Tx7p	Transmitter Non-Inverted Data Input	3A
72	CML-I	Tx7n	Transmitter Inverted Data Input	3A
73		GND	Ground	1A
74	CML-I	Тх5р	Transmitter Non-Inverted Data Input	3A
75	CML-I	Tx5n	Transmitter Inverted Data Input	3A
76		GND	Ground	1A



Transceiver Block Diagram




Figure 2 Transceiver Block Diagram

Recommended Power Supply Filter




Figure 3 Recommended Power Supply Filter



Mechanical Dimensions




Figure 4 Mechanical Outline

ESD

This transceiver is specified as ESD threshold 1kV for high speed data pins and 2kV for all other electrical input pins, tested per MIL-STD-883, Method 3015.4 /JESD22-A114-A (HBM). However, normal ESD precautions are still required during the handling of this module. This transceiver is shipped in ESD protective packaging. It should be removed from the packaging and handled only in an ESD protected environment.

Laser Safety

This is a Class 1 Laser Product according to EN 60825-1:2014. This product complies with 21 CFR 1040.10 and 1040.11 except for deviations pursuant to Laser Notice No. 50, dated (June 24, 2007).

Caution: Use of controls or adjustments or performance of procedures other than those specified herein may result in hazardous radiation exposure.



Further Information:

Web www.naddod.com

Email For order requirements: sales@naddod.com For cooperation: agency@naddod.com

For customer service: support@naddod.com For other informations: info@naddod.com

For technical support: tech@naddod.com

Disclaimer

- 1. We are committed to continuous product improvement and feature upgrades, and the contents contained in this manual are subject to change without notice.
- 2. Nothing herein should be construed as constituting an additional warranty.
- 3. NADDOD assumes no responsibility for the use or reliability of equipment or software not provided by NADDOD. Copyright © NADDOD.COM All Rights

NADDOD - Building an Intelligent World with Everything Connected HPC | AI | Datacenter | Enterprise | Telecom