

100Gb/s QSFP28 SRBD 850nm100m LC Optical Transceiver

Features

- Hot-pluggable QSFP28 form factor
- Supports 103.125Gb/s aggregate bit rate
- Power dissipation < 3.5W
- RoHS-6 compliant
- Commercial case temperature range of 0°C~70°C
- Single 3.3V power supply
- Maximum link length of 75m/100m/150m on OM3/OM4/OM5

Duplex Multi-mode Fiber(MMF)

- VCSEL-based transmitter
- CAUI-4 electrical interface
- Duplex LC receptacles
- I²C management interface

Applications

100G Ethernet over Duplex MMF



General Description

This product can support 100Gb/s bit rates. It is a parallel Quad Small Form-factor Pluggable (QSFP28) Bi-Direction optical module. The module integrates four host electrical data into two optical lanes (by Dual Wavelength VCSEL Bi-Directional Optical Interface, 850nm and 900nm) to allow optical communication over a 2-fiber duplex LC optical multi-mode fiber. Reversely, on the receiver side, the module de-multiplexes 2 sets of optical input signal and converts them to 4 channels of electrical data.

An optical fiber ribbon cable with an LC connector can be plugged into the QSFP28 module receptacle. Proper alignment is ensured by the guide pins inside the receptacle. The cable usually cannot be twisted for proper channel to channel alignment. Electrical connection is achieved through an MSA-compliant 38-pin edge type connector.

The module operates by a single +3.3V power supply. LVCMOS/LVTTL global control signals, such as Module Present, Reset, Interrupt and Low Power Mode, are available with the modules. A 2-wire serial interface is available to send and receive more complex control signals, and to receive digital diagnostic information. Individual channels can be addressed and unused channels can be shut down for maximum design flexibility.

The product is designed with form factor, optical/electrical connection and digital diagnostic interface according to the QSFP28 Multi-Source Agreement (MSA). It has been designed to meet the harshest external operating conditions including temperature, humidity and EMI interference. The module offers very high functionality and feature integration, accessible via a two-wire serial interface.

Functional Description

This product can support 100Gb/s bit rates. It is a parallel Quad Small Form-factor Pluggable (QSFP28) Bi-Direction optical module. The module integrates four host electrical data into two optical lanes (by Dual Wavelength VCSEL Bi-Directional Optical Interface, 850nm and 900nm) to allow optical communication over a 2-fiber duplex LC optical multi-mode fiber. Reversely, on the receiver side, the module de-multiplexes 2 sets of optical input signal and converts them to 4 channels of electrical data. The receiver module outputs electrical signals are also voltage compatible with Common Mode Logic (CML) levels. Both Proprietary and KP4 FEC Mode are available. Figure 1 shows the functional block diagram of this product.

A single +3.3V power supply is required to power up the module. Both power supply pins VccTx and VccRx are internally connected and should be applied concurrently. As per MSA specifications the module offers 7 low speed hardware control pins (including the 2-wire serial interface): ModSelL, SCL, SDA, ResetL, LPMode, ModPrsL and IntL.

Module Select (ModSelL) is an input pin. When held low by the host, the module responds to 2-wire serial communication commands. The ModSelL allows the use of multiple QSFP28 modules on a single 2-wire interface bus - individual ModSelL lines for each QSFP28 module must be used.

Serial Clock (SCL) and Serial Data (SDA) are required for the 2-wire serial bus communication interface and enable the host to access the QSFP28 memory map.

The ResetL pin enables a complete module reset, returning module settings to their default state, when a low level on the ResetL pin is held for longer than the minimum pulse length. During the execution of a reset the host shall disregard all status bits until the module indicates a completion of the reset interrupt. The module indicates this by posting an IntL (Interrupt) signal with the

Data_Not_Ready bit negated in the memory map. Note that on power up (including hot insertion) the module should post this completion of reset interrupt without requiring a reset.

Low Power Mode (LPMode) pin is used to set the maximum power consumption for the module in order to protect hosts that are not



capable of cooling higher power modules, should such modules be accidentally inserted.

Module Present (ModPrsL) is a signal local to the host board which, in the absence of a module, is normally pulled up to the host Vcc. When a module is inserted into the connector, it completes the path to ground through a resistor on the host board and asserts the signal. ModPrsL then indicates a module is present by setting ModPrsL to a "Low" state.

Interrupt (IntL) is an output pin. Low indicates a possible module operational fault or a status critical to the host system. The host identifies the source of the interrupt using the 2-wire serial interface. The IntL pin is an open collector output and must be pulled to the Host Vcc voltage on the Host board.

Absolute Maximum Ratings

Table1-Absolute Maximum Ratings								
Parameter		Symbols	Min.	Typical	Max.	Unit	Notes	
Operating Case T	emperature	Тор	0		70	degC		
Power Supply Vol	tage	Vcc	3.135	3.3	3.456	V		
Data Rate Accura	су		-100		100	ppm		
Pre-FEC Bit Error Ratio(@100G)					2.4x10 ⁻⁴			
Post-FEC Bit Erro	Post-FEC Bit Error Ratio(@100G)				1x10 ⁻¹²		1	
Control Input Voltage High			2		Vcc	V		
Control Input Volt	age Low		0		0.8	V		
Link	OM3	D1			70	m	2	
Distance	OM4	D2			100	m	2	
(@100G)	OM5	D3			150	m	2	

Notes:

- 1. FEC provided by host system.
- 2. FEC required on host system to support maximum distance.

Electrical Characteristics (EOL, TOP = 0 to 70 $^{\circ}$ C, VCC = 3.135 to 3.465 Volts)

Table2-Electrical Characteris	tic					
Parameter	Symbol	Min.	Typical	Max.	Unit	Notes
Supply Voltage	VCC	3. 135		3.465	V	
Supply Current	lcc			1.06	А	
Module total power	Р			3.5	W	1
Transmitter (eac						
Overload Differential Voltage pk-pk	TP1a	900			mV	
Common Mode Voltage (Vcm)	TP1	-350		2850	mV	1
Differential Termination Resistance Mismatch	TP1			10	%	At 1MHz
Differential Return Loss (SDD11)	TP1			See CEI-	dB	



				28G-VSR Equation 13-19		
Common Mode to Differential conversion and Differential to Common Mode conversion (SDC11, SCD11)	TP1			See CEI- 28G-VSR Equation 13-20	dB	
Stressed Input Test	TP1a	See CEI- 28G-VSR Section 13.3.11.2.1				
		Receiv	er (each Lane)			
Differential Voltage, pk-pk	TP4			900	mV	
Common Mode Voltage (Vcm)	TP4	-350		2850	mV	1
Common Mode Noise, RMS	TP4			17.5	mV	
Differential Termination Resistance Mismatch	TP4			10	%	At 1MHz
Differential Return Loss (SDD22)	TP4			See CEI- 28G-VSR Equation 13-19	dB	
Common Mode to Differential conversion and Differential to Common Mode conversion (SDC22, SCD22)	TP4			See CEI- 28G-VSR Equation 13-21	dB	
Common Mode Return Loss (SCC22)	TP4			-2	dB	2
Transition Time, 20 to 80%	TP4	9.5			ps	
Vertical Eye Closure (VEC)	TP4			5.5	dB	
Eye Width at 10 ⁻¹⁵ probability (EW15)	TP4	0.57			UI	
Eye Height at 10 ⁻¹⁵ probability (EH15)	TP4	228			mV	

Notes:

^{1.} Vcm is generated by the host. Specification includes effects of ground offset voltage.

^{2.} From 250MHz to 30GHz.



Optical Characteristics (EOL, TOP = 0 to 70 $^{\circ}$ C, VCC = 3.135 to 3.465 Volts)

Damamatan	Complete	KP4 FEC Mode			1111	
Parameter	Symbol	Min	Typical	Max	Unit	Notes
		Transmitte	r			
Center Wavelength Line0	λ C	844		863	nm	
Center Wavelength Line1	λ C	900		918	nm	
RMS Spectral Width	Δ λ rms			λ 1: 0.6 λ 2: 0.65	nm	
Average Launch Power, each Lane	P _{AVG}	-6.2		4	dBm	
Optical Modulation Amplitude (OMA), ach Lane	Р	-4.2		3	dBm	1
Peak Power, each lane					dBm	
Launch power in OMA minus TDP, each lane		-5.6			dBm	
TDECQ, each lane				4.5	dB	
Extinction Ratio	ER	3.0			dB	
Transmitter transition time, each lane (max)				31	ps	
RIN12 OMA				-128	dB/Hz	
Optical Return Loss Tolerance	TOL			12	dB	
Average Launch Power OFF ransmitter, each Lane	Poff			-30	dBm	
Encircled Flux			≥86% at 19 µn ≤30% at 4.5 µr			2
Signaling rate, each lane		2	26.5625± 100ppr	m	Gbps	
		Receiver				
Center Wavelength Line0	λ _C	844		863	nm	
Center Wavelength Line1	λ C	900		918	nm	
Damage Threshold, each Lane	THd	5			dBm	3
Average Receive Power, each lane		-8.2			dBm	4
Average power at receiver input, each ane (overload)				4	dBm	
Receiver Reflectance	R_R			-12	dB	
Stressed receiver sensitivity in OMA, Lane2				-3.5	dBm	5



Receiver sensitivity(OMA outer), each lane			Max (- 6.6, SECQ – 8) as per IEEE cl 150	dBm	
LOS Assert	LOSA			dBm	
LOS Deassert	LOSD			dBm	
LOS Hysteresis	LOSH			dB	

Notes:

- 1. Even if the mTDEC<0.9 dB, the OMA (min) must exceed this value.
- 2. If measured into type A1a.2 50um fiber in accordance with IEC 61280-1-4.
- 3. The receiver shall be able to tolerate, without damage, continuous exposure to a modulated optical input signal having this power level on one lane. The receiver does not have to operate correctly at this input power.
- 4. Average receive power, each lane (min) is informative and not the principal indicator of signal strength. A received power below this value cannot be compliant; however, a value above this does not ensure compliance.
- 5. Measured with conformance test signal at TP3 as per following:

Stressed eye closure (SECq), each lane	4.5	dB
OMA of each aggressor, each lane	3	dBm

Pin Description




Figure 1 – QSFP28-compliant 38-pin connector (per SFF-8679)



Pin Function Definitions

Pin	Symbols	Description	Notes
1	GND	Ground	1
2	Tx2n	Transmitter Inverted Data Input	·
3	Tx2p	Transmitter Non-Inverted Data Input	
4	GND	Ground	1
5	Tx4n	Transmitter Inverted Data Input	·
6	Tx4p	Transmitter Non-Inverted Data Input	
7	GND	Ground	
8	ModSelL	Module Select	
9	ResetL	Module Reset	
10	Vcc Rx	+3.3V Power Supply Receiver	2
11	SCL	2-wire serial interface clock	
12	SDA	2-wire serial interface data	
13	GND	Ground Ground	
14	Rx3p	Receiver Non-Inverted Data Output	
15	Rx3n	Receiver Inverted Data Output	
16	GND	Ground	1
17	Rx1p	Receiver Non-Inverted Data Output	'
18	Rx1n	Receiver Inverted Data Output	1
19	GND	Ground	1
20	GND	Ground	
21	Rx2n	Receiver Inverted Data Output	
22	Rx2p	Receiver Non-Inverted Data Output	
23	GND	Ground	
24	Rx4n	Receiver Inverted Data Output	
25	Rx4p	Receiver Non-Inverted Data Output	
26	GND	Ground	1
27	ModPrsL	Module Present	·
28	IntL	Interrupt	
29	VccTx	+3.3V Power supply transmitter	2
30	Vcc1	+3.3V Power supply	2
31	LPMode	Low Power Mode	_
32		Ground	1
33	GND Tv2n		1
	Tx3p Tx3n	Transmitter Non-Inverted Data Input	
34		Transmitter Inverted Data Input Ground	1
35	GND Tv1n		1
36 37	Tx1p Tx1n	Transmitter Non-Inverted Data Input Transmitter Inverted Data Input	



38	GND	Ground	1
50	OND	Orbana	

Notes:

1. Circuit ground is internally isolated from chassis ground.

Transceiver Block Diagram




Figure 2. Transceiver Block Diagram

Optical Interface Lanes and Assignment




Figure 3. Outside View of the QSFP28 Module LC Receptacle



Recommended Power Supply Filter




Figure 4. Recommended Power Supply Filter


Digital Diagnostic Functions

The following digital diagnostic characteristics are defined over the Recommended Operating Environment unless otherwise specified. It is compliant to SFF-8436.

Table5-Digital Diagnostic Functions							
Parameter	Symbols	Min.	Max.	Unit	Notes		
Temperature monitor absolute error	DMI_Temp	-3	-3	degC	Over operating temperature range		
Supply voltage monitor absolute error	DMI_VCC	-0.15	-0.15	V	Over full operating range		
Channel RX power monitor absolute error	DMI_RX_Ch	-2	3	dB	1		
Channel Bias current monitor	DMI_Ibias_Ch	-10%	10%	mA	Ch1~Ch4		
Channel TX power monitor absolute error	DMI_TX_Ch	-2	2	dB	1		



Mechanical Specifications






Figure 5. Mechanical Outline

ESD

This transceiver is specified as ESD threshold 1kV for high speed data pins and 2kV for all others electrical input pins, tested per MIL-STD-883, Method 3015.4 /JESD22-A114- A (HBM). However, normal ESD precautions are still required during the handling of this module. This transceiver is shipped in ESD protective packaging. It should be removed from the packaging and handled only in an ESD protected environment.

Laser Safety

This is a Class 1M Laser Product according to EN 60825-1:2014. This product complies with 21 CFR 1040.10 except for deviations pursuant to Laser Notice No. 50, dated (June 24, 2007). Caution: Use of controls or adjustments or performance of procedures other than those specified herein may result in hazardous radiation exposure.



Further Information:

Web www.naddod.com

Email For order requirements: sales@naddod.com For cooperation: agency@naddod.com

For customer service: support@naddod.com For other informations: info@naddod.com

For technical support: tech@naddod.com

Disclaimer

- 1. We are committed to continuous product improvement and feature upgrades, and the contents contained in this manual are subject to change without notice.
- 2. Nothing herein should be construed as constituting an additional warranty.
- 3. NADDOD assumes no responsibility for the use or reliability of equipment or software not provided by NADDOD. Copyright © NADDOD.COM All Rights

NADDOD - Building an Intelligent World with Everything Connected HPC | AI | Datacenter | Enterprise | Telecom