

100Gb/s and 112Gb/s QSFP28 LR4 1310nm 10km DOM Optical Transceiver

Features

- Hot pluggable QSFP28 MSA form factor
- Lane data rate of 25.78125Gb/s, 27.953Gb/s
- Up to 10km reach for G.652 SMF
- Single 3.3V power supply
- Receiver: 4x25Gb/s PIN ROSA
- Transmitter: cooled 4x25Gb/s LAN WDM DFB TOSA
- Maximum power consumption: 3.5W
- Operating temperature: Commercial: 0~ 70° C
- 4x28G Electrical Serial Interface (CEI-28G-VSR)
- Duplex LC receptacle
- RoHS-6 compliant

Applications

- 100GBASE-LR4 Ethernet Links
- OTN OTU4 4I1-9D1F

General Description

This product is a 100Gb/s transceiver module designed for optical communication applications compliant to 100GBASE-LR4 of the IEEE P802.3ba and OTU4 411-9D1F standard. The module converts 4 input channels of 25Gb/s electrical data to 4 channels of LAN WDM optical signals and then multiplexes them into a single channel for 100Gb/s optical transmission. Reversely on the receiver side, the module de-multiplexes a 100Gb/s optical input into 4 channels of LAN WDM optical signals and then converts them to 4 output channels of electrical data.

The central wavelengths of the 4 LAN WDM channels are 1295.56, 1300.05, 1304.58 and 1309.14nm as members of the LAN WDM wavelength grid defined in IEEE 802.3ba. The high performance cooled LAN WDM DFB transmitters and high sensitivity PIN receivers provide superior performance for 100Gigabit Ethernet applications up to 10km links and compliant to optical interface with IEEE802.3ba Clause 88 100GBASE-LR4 requirements.

The product is designed with form factor, optical/electrical connection and digital diagnostic interface according to the QSFP+ MultiSource Agreement (MSA). It has been designed to meet the harshest external operating conditions including temperature, humidity and EMI interference.

Functional Description

The transceiver module receives 4 channels of 25Gb/s electrical data, which are processed by a 4-channel Clock and Data Recovery (CDR) IC that reshapes and reduces the jitter of each electrical signal. Subsequently, each of 4 DML laser driver IC's converts one of the 4 channels of electrical signals to an optical signal that is transmitted from one of the 4 cooled DML lasers which are packaged in the Transmitter Optical Sub-Assembly (TOSA). Each laser launches the optical signal in specific wavelength specified in IEEE802.3ba 100GBASE-LR4 requirements. These 4-lane optical signals will be optically multiplexed into a single fiber by a 4-to-1 optical WDM MUX. The optical output power of each channel is maintained constant by an automatic power control (APC) circuit. The transmitter output can be turned off by TX_DIS hardware signal and/or 2-wire serial interface.

The receiver receives 4-lane LAN WDM optical signals. The optical signals are de-multiplexed by a 1 -to-4 optical DEMUX and each of the resulting 4 channels of optical signals is fed into one of the 4 receivers that are packaged into the Receiver Optical Sub-Assembly (ROSA). Each receiver converts the optical signal to an electrical signal. The regenerated electrical signals are re-timed and de-jittered and amplified by the RX portion of the 4-channel CDR. The re-timed 4-lane output electrical signals are compliant with IEEE CAUI-4 interface requirements. In addition, each received optical signal is monitored by the DOM section. The monitored value is reported through the 2- wire serial interface. If one or more received optical signal is weaker than the threshold level, RX_LOS hardware alarm will be triggered.

A single +3.3V power supply is required to power up this product. Both power supply pins VccTx and VccRx are internally connected and should be applied concurrently. As per MSA specifications the module offers 7 low speed hardware control pins (including the 2-wire serial interface): ModSelL, SCL, SDA, ResetL, LPMode, ModPrsL and IntL.

Module Select (ModSelL) is an input pin. When held low by the host, this product responds to 2-wire serial communication commands. The ModSelL allows the use of this product on a single 2-wire interface bus- individual ModSelL lines must be used. Serial Clock (SCL) and Serial Data (SDA) are required for the 2-wire serial bus communication interface and enable the host to access the QSFP28 memory map. The ResetL pin enables a complete reset, returning the settings to their default state, when a low level on the ResetL pin is held for longer than the minimum pulse length. During the execution of a reset the host shall disregard all status bits until it indicates a completion of the reset interrupt. The product indicates this by posting an IntL (Interrupt) signal with the Data_Not_Ready bit negated in the memory map. Note that on power up (including hot insertion) the module should post this completion of reset interrupt without requiring a reset.

Low Power Mode (LPMode) pin is used as TX disable. If the LPMode pin is in the high state, the module will tune off the Laser.

Module Present (Mod PrsL) is a signal local to the host board which, in the absence of a product, is normally pulled up to the host Vcc. When the product is inserted into the connector, it completes the path to ground through a resistor on the host board and asserts the signal. ModPrsL then indicates its present by setting ModPrsL to a "Low" state. Interrupt (IntL) pin is used as RX-LOS. When "Low", it indicates a RX-LOS assert. Other alarm asserting does not go through IntL pin.

Absolute Maximum Ratings

Table1-Absolute Maximum Ratings						
Parameter	Symbols	Min.	Typical	Max.	Unit	Notes
Storage Temperature	TS	-40		85	°C	
Operating Case Temperature	TOP	0		70	°C	
Power Supply Voltage	VCC	-0.5		3.6	V	
Relative Humidity (non-condensation)	RH	0		85	%	
Damage Threshold, each Lane	THd	5.5			dBm	

Recommended Operating Conditions

Table2-Recommended Operating Conditions						
Parameter	Symbols	Min.	Typical	Max.	Unit	Notes
Operating Case Temperature	TOP	0		70	°C	
Power Supply Voltage	VCC	3.135	3.3	3.465	V	
Data Rate, each Lane		25.78		27.95	Gb/s	
Control Input Voltage High		2		VCC	V	
Control Input Voltage Low		0		0.8	V	
Link Distance with G.652	D	0.002		10	km	

Optical Characteristics (VCC = 3.14 to 3.46 V)

Table3-Optical Characteristics						
QSFP28 100GBASE-LR4						
Parameter	Symbol	Min.	Typical	Max.	Unit	Notes
Signaling Speed per Channel			25.78125		Gbps	
Lane Wavelength	L0	1294.53		1296.59	nm	
	L1	1299.02		1301.09	nm	
	L2	1303.54		1305.63	nm	
	L3	1308.09		1310.19	nm	
Transmitter(Each Lane)						
SMSR	SMSR	30			dB	
Total Average Launch Power	PT			10.5	dBm	
Average Launch Power	Pave	-4.3		4.5	dBm	

OMA each Lane	Poma	-1.3		4.5	dBm	
Difference in Launch Power between any Two Lanes (OMA)	Ptx,diff			5	dB	
TDP, each Lane	TDP			2.2	dB	
Extinction Ratio	ER	4			dB	
Extinction Ratio	ER	4			dB	
RIN200MA	RIN			- 130	dB/Hz	
Optical Return Loss Tolerance	TOL			20	dB	
Transmitter Reflectance	Rt			-12	dB	
Eye Mask{X1, X2, X3, Y1, Y2, Y3}		{0.25, 0.4, 0.45, 0.25, 0.28, 0.4}				1
Average Launch Power OFF Transmitter, each Lane	Poff			-30	dBm	
Receiver						
Signaling Speed per Channel			25.78125		Gbps	1
Lane Wavelength	L0	1294.53		1296.59	nm	
	L1	1299.02		1301.09	nm	
	L2	1303.54		1305.63	nm	
	L3	1308.09		1310. 19	nm	
Total Average Receive Power				10.5	dBm	
Average Receive Power, each Lane		-10.6		4.5	dBm	
Receive Power (OMA), each Lane				4.5	dBm	
Receiver Sensitivity, each Lane	SEN			-8.6	dBm	2
Stressed Receiver Sensitivity (OMA), each Lane				-6.8	dBm	
Difference in Receive Power between any Two Lanes (OMA)	Prx,diff			5.5	dB	
LOS Assert	losa	25			dBm	
LOS De-assert	losd			-13	dBm	
LOS Hysteresis	losh	0.5		6	dB	

Notes:

1.Compliant to IEEE 802.3ba.

2.Measured with conformance test signal at receiver input for BER = 1x10⁻¹².

QSFP28 OTU4						
Parameter	Symbol	Min.	Typical	Max.	Unit	Notes
Signaling Speed per Channel			27.95		Gbps	
Lane Wavelength	L0	1294.53		1296.59	nm	
	L1	1299.02		1301.09	nm	
	L2	1303.54		1305.63	nm	
	L3	1308.09		1310. 19	nm	
Transmitter						

SMSR	SMSR	30			dB	
Total Average Launch Power	PT			10	dBm	
Average Launch Power,each Lane	Pave	-0.6		4	dBm	
Channel Power Difference	Pout,diff			5	dB	
Extinction Ratio	ER	4		6.5	dB	
Optical Return Loss Tolerance	TOL			20	dB	
Transmitter Reflectance	Rt			-12	dB	
Average Launch Power OFF Transmitter, each Lane	P _{off}			-30	dBm	
Receiver						
Signaling Speed per Channel			27.95		Gbps	
Lane Wavelength	L0	1294.53		1296.59	nm	
	L1	1299.02		1301.09	nm	
	L2	1303.54		1305.63	nm	
	L3	1308.09		1310.19	nm	
Total Average Receive Power				10.5	dBm	
Average Receive Power, each Lane		-6.9		4	dBm	
Receiver Sensitivity, each Lane	SEN			-8.4	dBm	
Total Average Launch Power	PIN			10	dBm	
Difference in Receive Power between any Two Lanes (OMA)	Prx,diff			5.5	dB	
LOS Assert	LOSA	-25			dBm	
LOS De-assert	LOSD			-13	dBm	
LOS Hysteresis	LOSH	0.5		6	dB	

Notes:

1.Specified at a BER of 10⁻⁶ (pre-FEC), per ITU-T G.supp39.

Electrical Characteristics (VCC = 3.14 to 3.46 V)

Table4-Electrical Characteristics						
Parameter	Symbols	Min.	Typical	Max.	Unit	Notes
Supply Current	I _{cc}			1.12	A	
Power Consumption				3.5	W	
Transmitter(each Lane)						
Input Differential Impedance	Z _{in}	90	100	110	Ohm	
Differential Input Voltage Swing	V _{in,pp}			900	mVpp	
Receiver (each Lane)						
Differential Output Voltage Swing	V _{out,pp}	100		400	mVpp	1
		300		600		
		400		800		
		600		1200		

Differential Output Impedance	Zout	90	100	110	Ohm	
-------------------------------	------	----	-----	-----	-----	--

Notes:


1. Output voltage is settable in 4 discrete ranges via I²C. Default range is 400 - 800mV.

Digital Diagnostic Functions

Table5-Digital Diagnostic Functions

Parameter	Symbols	Min.	Max.	Unit	Notes
Temperature monitor absolute error	DMI_Temp	-3	3	°C	Over operating temperature range
Supply voltage monitor absolute error	DMI_VCC	-3%	+3%	V	Overfull operating range
Channel RX power monitor absolute error	DMI_RX_Ch	-2	2	dB	
Channel Bias current monitor	DMI_L bias_Ch	-10%	10%	mA	Ch1~Ch4

Transceiver Block Diagram



Pin Description




Figure 1 Pin view

Pin Function Definitions

Table5-Pin Function Definitions

Pin	Logic	Name	Description	Notes
1		GND	Module Ground	1
2	CML-I	Tx2n	Transmitter Inverted Data Input	
3	CML-I	Tx2p	Transmitter Non-Inverted Data Input	
4		GND	Module Ground	1
5	CML-I	Tx4n	Transmitter Inverted Data Input	
6	CML-I	Tx4p	Transmitter Non-Inverted Data Input	
7		GND	Module Ground	
8	LVTLL-I	ModSelL	Module Select	
9	LVTLL-I	ResetL	Module Reset	
10		Vcc Rx	+3.3V Power Supply Receiver	2
11	LVC MOS-I/O	SCL	2-wire serial interface clock	
12	LVC MOS-I/O	SDA	2-wire serial interface data	
13		GND	Module Ground	
14	CML-O	Rx3p	Receiver Non-Inverted Data Output	
15	CML-O	Rx3n	Receiver Inverted Data Output	
16		GND	Module Ground	1
17	CML-O	Rx1p	Receiver Non-Inverted Data Output	
18	CML-O	Rx1n	Receiver Inverted Data Output	1

19		GND	Module Ground	1
20		GND	Module Ground	
21	CML-O	Rx2n	Receiver Inverted Data Output	
22	CML-O	Rx2p	Receiver Non-Inverted Data Output	
23		GND	Module Ground	
24	CML-O	Rx4n	Receiver Inverted Data Output	
25	CML-O	Rx4p	Receiver Non-Inverted Data Output	
26		GND	Module Ground	1
27	LVTTL-O	ModPrsL	Module Present	
28	LVTTL-O	IntL/RxLOSL	Interrupt	
29		VccTx	+3.3V Power supply transmitter	2
30		Vcc1	+3.3V Power supply	2
31	LVTTL-I	LPMode/TxDis	Low Power Mode	
32		GND	Module Ground	1
33	CML-I	Tx3p	Transmitter Non-Inverted Data Input	
34	CML-I	Tx3n	Transmitter Inverted Data Input	
35		GND	Module Ground	1
36	CML-I	Tx1p	Transmitter Non-Inverted Data Input	
37	CML-I	Tx1n	Transmitter Inverted Data Input	
38		GND	Module Ground	1

Notes:

1. GND is the symbol for signal and supply (power) common for the QSFP28 module. All are common within the module and all module voltages are referenced to this potential unless otherwise noted. Connect these directly to the host board signal common ground plane.

2. VccRx, Vcc1 and VccTx are the receiving and transmission power suppliers and shall be applied concurrently. Recommended host board power supply filtering is shown in Figure 3 below. Vcc Rx, Vcc1 and Vcc Tx may be internally connected within the module in any combination. The connector pins are each rated for a maximum current of 1000mA.

Recommended Power Supply Filter




Figure 2 – Recommended Power Supply Filter

Mechanical Dimensions




Figure 3 – Mechanical Outline

ESD

This transceiver is specified as ESD threshold 1kV for SFI pins and 2kV for all other electrical input pins, tested per MIL-STD-883, Method 3015.4 /JESD22-A114-A (HBM). However, normal ESD precautions are still required during the handling of this module. This transceiver is shipped in ESD protective packaging. It should be removed from the packaging and handled only in an ESD protected environment.

Laser Safety

This is a Class 1 Laser Product according to EN 60825- 1:2014. This product complies with 21 CFR 1040. 10 and 1040. 1 1 except for deviations pursuant to Laser Notice No. 50, dated (June 24, 2007).

Further Information:

Web www.naddod.com

Email For order requirements: sales@naddod.com
For customer service: support@naddod.com
For technical support: tech@naddod.com

For cooperation: agency@naddod.com

For other informations: info@naddod.com

Disclaimer

1. We are committed to continuous product improvement and feature upgrades, and the contents contained in this manual are subject to change without notice.
2. Nothing herein should be construed as constituting an additional warranty.
3. NADDOD assumes no responsibility for the use or reliability of equipment or software not provided by NADDOD.

Copyright © NADDOD.COM All Rights